Skip to content

FROMLIST: arm64: dts: qcom: qcs6490-rb3gen2-industrial-mezzanine: Disable WCN6750 and WPSS#357

Open
zhuhangtian wants to merge 1 commit intoqualcomm-linux:qcom-6.18.yfrom
zhuhangtian:rb3gen2-ik-disable-wpss-msl
Open

FROMLIST: arm64: dts: qcom: qcs6490-rb3gen2-industrial-mezzanine: Disable WCN6750 and WPSS#357
zhuhangtian wants to merge 1 commit intoqualcomm-linux:qcom-6.18.yfrom
zhuhangtian:rb3gen2-ik-disable-wpss-msl

Conversation

@zhuhangtian
Copy link

@zhuhangtian zhuhangtian commented Mar 17, 2026

On the RB3 Gen2 industrial mezzanine platform, since PCIe0 now routes to
TC9563 instead of WCN6750, disable the WCN6750 and WPSS device tree nodes
to reflect the actual hardware configuration and avoid probing issues.

Signed-off-by: Hangtian Zhu hangtian@oss.qualcomm.com
Signed-off-by: Sushrut Shree Trivedi sushrut.trivedi@oss.qualcomm.com
Reviewed-by: Dmitry Baryshkov dmitry.baryshkov@oss.qualcomm.com
Reviewed-by: Konrad Dybcio konrad.dybcio@oss.qualcomm.com
Link: https://lore.kernel.org/all/20260317-industrial-mezzanine-pcie-v5-1-1358978517fe@oss.qualcomm.com/

CRs-Fixed: 4459835

…able WCN6750 and WPSS

On the RB3 Gen2 industrial mezzanine platform, since PCIe0 now routes to
TC9563 instead of WCN6750, disable the WCN6750 and WPSS device tree nodes
to reflect the actual hardware configuration and avoid probing issues.

Signed-off-by: Hangtian Zhu <hangtian@oss.qualcomm.com>
Signed-off-by: Sushrut Shree Trivedi <sushrut.trivedi@oss.qualcomm.com>
Reviewed-by: Dmitry Baryshkov <dmitry.baryshkov@oss.qualcomm.com>
Reviewed-by: Konrad Dybcio <konrad.dybcio@oss.qualcomm.com>
Link: https://lore.kernel.org/all/20260317-industrial-mezzanine-pcie-v5-1-1358978517fe@oss.qualcomm.com/
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

1 participant